16-Bit Oscillator System: CPU Clocking Scheme

The system clock source (FOSC) may be selected from one of 5 sources:

  • Primary Oscillator (POSC) on the OSC1 and OSC2 pins
  • Internal Phase-Locked Loop (PLL)
  • Internal Fast RC Oscillator (FRC)
  • Internal Low-Power RC Oscillator (LPRC)
  • Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
cpu-clocking-scheme.png

This clock is then divided by 2 to produce the internal peripheral clock (FP) and core CPU instruction cycle clock, FCY as shown:

cpu-clocking.png

FCY may optionally be further divided down using DOZE mode settings, which enables power savings while continuing to run the peripherals at FOSC / 2.

  Return to Top

© 2024 Microchip Technology, Inc.
Notice: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.