PIC32MX Oscillator - System Clock (SYSCLK)

System Clock (SYSCLK) Generation


The System Clock provides the time base for the CPU, peripheral clock, DMA, interrupts and flash. SYSCLK is determined from one of the input clocks shown in the diagram: System PLL output (POSC or FRC with PLL), POSC, FRC, FRCDIV16, FRCDIV, LPRC, or SOSC.

Note: The PIC32MZ uses the Peripheral Bus Clock #7 (PBCLK7) to drive the core as SYSCLK.

The default configuration for SYSCLK is programmable and can also be changed at run-time. See the code examples below.

// default system clock = FRCDIV
#pragma config FNOSC = FRCDIV
// default system clock = Primary OSC (XT, HS, EC) with PLL
#pragma config FNOSC = PRIPLL
// run-time config SYSCLK = FRCDIV
// run-time config SYSCLK = POSC with PLL
© 2017 Microchip Technology, Inc.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.