PIC32MX PLL Sub-system
pll.PNG

There are a couple of points to keep in mind when configuring the Phased-Lock Loop (PLL) sub-system for the System Clock.

The input to the PLL must be between 4 MHz and 5 MHz.

Divider x resides in the configuration bit area and cannot be modified during run-time. Look for FPLLIDIV in the Oscillator Family Reference Manual. It can be set from ÷1 to ÷6, ÷10, or ÷12.

The PLL multiplier is configurable (x15 through x21 or x24 – see PLLMULT). The Divider y can then divide the output down again so that the output frequency lies at or under 80 MHz (from ÷1 to ÷256 in steps of powers of two).

  Return to Top

© 2024 Microchip Technology, Inc.
Notice: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.