Hardware Limit Timer (HLT) can be reset by several selected peripheral outputs to prevent the HLTMRx from matching the HLTPRx register and generating an output. In this manner, the HLT can be used as a hardware time limit to other peripherals.
The HLTMRx can be reset by one of several selectable peripheral sources.
- CCP1 output
- Comparator 1 output
- Comparator 2 output
- COGxFLT pin
The HLT can be reset by various external sources which are selected via the HLT External Reset Sources Select bits (HxERS <2:0>) in the HLT Control Register 1 (HLTxCON1). The edge sensitivity can also be selected with the HLTxCON1 register. High and Low Reset enables are selected with the HxREREN and HxFEREN bits, respectively. Setting the HxRES and HxFES bits makes the respective rising and falling reset events edge sensitive. Reset inputs that are not edge sensitive are level sensitive.
HLTMRx resets are synchronous with the HLT clock. In other words, HLTMRx is cleared on the rising edge of the HLT clock after the enabled reset event occurs. If an enabled external reset occurs at the same time as a write occurs to the HLTMRx register, the write to the timer takes precedence and pending resets are cleared.
HLTxCON1: HARDWARE LIMIT TIMER CONTROL REGISTER 1
HLT Operation During Sleep
The HLT cannot be operated while the processor is in Sleep mode. The contents of the HLTMRx register will remain unchanged while the processor is in Sleep mode.