Non-Inverting Summing Amplifier

Summing amplifier can be constructed using non-inverting configuration. The summing amplifier below shows V1 and V2 are connected to the non-inverting input (V+) of the op-amp. We can apply superposition theory to calculate the V+, then use standard non-inverting feedback gain equation to evaluate the output voltage, Vout.

summing_non_inverting.jpg

Example:
The circuit example below shows V1 connects to a 2kΩ resistor and V2 connects to a 3kΩ resistor, which connect to the V+ of the op-amp. The 9kΩ feebdack and the 1kΩ resistors are arranged in standard inverting configurations.

summing_non_inverting_example.jpg

Answer:
Apply superposition theory, first let V1 = 0 (ground), we then get V+ = (2/5)V2, based on voltage divider rule.
Vo1 = (1 + 9kΩ/1kΩ)V+ = 4(V2)
We then let V2 = 0 (ground), we get V+ = (3/5)V1
Vo2 = (1 + 9kΩ/1kΩ)V+ = 6(V1)

Hence, Vout = Vo1 +Vo2 = 6(V1) + 4(V2)

summing_non_inverting_example_solution.jpg

For V1 = 3V and V2 = -4V
We get Vout = (6 X 3V) - (4 X 4V) = 2V

20th Annual
Microchip MASTERs Conference 2016
Register now - Deadline: July 29

JW Marriott Desert Ridge Resort-Phoenix, AZ

© 2016 Microchip Technology, Inc.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.