CLCxSELn Registers

The CLCxSEL Registers, contained in the Configurable Logic Cell (CLC), control which inputs are used with the CLC.

CLC Input Sources

The CLC will have multiple inputs to select from and each will have a 3 bit code associated with it, as shown in the table below. Each input can be connected to one of the two input data gates through a multiplexer that is controlled by the CLCxSEL0 and CLCxSEL1 registers.

CLCInputs.png

The Input Selections are controlled by the CLCxSEL0 and CLCxSEL1 registers by setting the input 3-bit code.

  • The CLCxSEL0 register controls the data input gates 1 and 2. Bits 0-2 control input 1 and bits 4-6 control the input 2.

CLCxSEL0: MULTIPLEXER DATA 1 AND 2 SELECT REGISTER

CLCSEL0.png
  • The CLCxSEL1 register controls the data input gates 3 and 4. Bits 0-2 control input 3 and bits 4-6 control the input 4.

CLCxSEL1: MULTIPLEXER DATA 3 AND 4 SELECT REGISTER

CLCSEL1.png

  Return to Top

© 2024 Microchip Technology, Inc.
Notice: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.