General Structures Of Power Converter Code

dsPIC® consists of a number of different functional blocks:

In order for these blocks to work together to a perform the desired tasks, a set of commands (instructions) have to be supplied to the dsPIC® DSC which will execute them.

​

Instruction Set Architecture Overview

The following shows an example of the program flow of three sets of instructions: initialization, main, and ADC interrupt.

program-flow-1.png
program-flow-2.png
program-flow-3.png

Interrupt

The following shows how the two interrupts stop the sequential execution of the commands (instructions) and force the system to execute in response to the specific event that has generated the interrupt by the called Interrupt Service Routine (ISR).

interrupt-flow.png

  Return to Top

© 2024 Microchip Technology, Inc.
Notice: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.
Information contained on this site regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.